View U2786BNBSP_546115.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

U2786B
DECT PLL / TX IC
Description
The U2786B is an RF IC for low-power DECT transmit applications. The IC includes a complete PLL with 1-GHz prescaler, on-chip frequency doubler, biasing for off-chip VCO, an integrated TX filter and a modulationcompensation circuit for advanced closed-loop modulation concept. Electrostatic sensitive device. Observe precautions for handling.
Features
D 1-GHz PLL, frequency doubler, TX data filter (13.824-MHz/ 27.648-MHz reference clock) D Supply-voltage range: 2.7 V to 4.7 V D Low current consumption D Few external components D No mechanical tuning necessary D Switchable charge-pump current for enhanced switching time D 1 operational amplifier for active loop filter D Advanced closed-loop modulation (with 13.824-MHz/ 27.648-MHz reference clock) and open loop modulation supported
Block Diagram
PU TX_DATA 28 27 OLE 26 25 GND_D DAC 24 RF_IN VCO_BIAS n.c. GND_RF_IN 23 22 21 20 PU_MIN OP_OUT OP_P GND_OP 19 18 17 16 OP_N 15
Control logic
DAC
f :n
PC OP
+
-
MCC
PD
RC 3-wire bus 1 2 DATA CLOCK 3
f :n
FD 2f
f
GF CP
4 REF_CLK
5
6 I_CP_SW
7
8 FD_OUT1
9
10 VS
11
12 GND_CP
13
14 CP
ENABLE
LD
GND_FD_OUT
FD_OUT2
GF_DATA
VS_CP
14224
Figure 1. Block diagram
Ordering Information
Extended Type Number U2786B-MFS U2786B-MFSG3 SSO28 SSO28 Package Tube Taped and reeled Remarks
Rev. A2, 18-Aug-00
1 (17)
Preliminary Information
U2786B
Pin Description
CLOCK DATA ENABLE REF_CLK LD I_CP_SW 1 2 3 4 5 6 28 TX_DATA 27 PU 26 OLE 25 GND_D 24 DAC 23 RF_IN 22 GND_RF_IN
GND_FD_OUT 7 FD_OUT1 FD_OUT2
U2786B
8 9
21 VCO_BIAS 20 n.c. 19 PU_MIN 18 GND_OP 17 OP_OUT 16 15 OP_P OP_N
VS 10 GF_DATA 11
GND_CP 12 VS_CP 13 CP 14 Figure 2. Pinning
AAAAAAAAAAAAAA A A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A AA A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAAA A AAAAAAAAAAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A AA A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAA AAAAAA A A AAAAAAAAAAAAAA A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAAA A A
1 CLOCK 3-wire bus: Clock input
VS
Pin
Symbol
Function
Configuration
2
DATA
3-wire bus: Data input
1,2 and 3
Ref
3
ENABLE
3-wire bus: Enable input
5k (10k)
5k (10k)
2 (17)
Rev. A2, 18-Aug-00
Preliminary Information
A A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA A A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAAA A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A A A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAAA A A A A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAAA A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAA A AAAAAAAAAAAAAA A A AA A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAA A A A A AA A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAAAAAAAAA AAAAA A A AAAAAAAAAAAAAA A A AA A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAAA A A
Pin Description (continued)
Pin 10 9 8 7 6 5 4 GND_FD_OUT Frequency-doubler buffer ground REF_CLK FD_OUT2 FD_OUT1 I_CP_SW Symbol LD VS Supply voltage Frequency-doubler buffer output 2 Frequency-doubler buffer output 1 Charge-pump current switch Lock detect output Reference frequency input Function
6 4 5k (10k) 10k 100 VS 5k (10k) VS
Rev. A2, 18-Aug-00 Configuration
VS VS 5 10k 8,9 7 Ref
Preliminary Information
U2786B
3 (17)
AAAAAAAAAAAAAA A A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAAA A A AAAAAAAAAAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A AA A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAA AAAAAA A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAAA A A AAAAAAAAAAAAAA A A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A AA A AAAAAAAAAAAAAA AAAAAAAAAA AAAAAA A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAAA A A AAAAAAAAAAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAAA A A AAAAAAAAAAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAA A AAAAAAAAAAAAAA A A AA A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAA A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A AAAAAAAAAAAAAA A A AA A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAAA A A AAAAAAAAAAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAAA A A AAAAAAAAAAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAA A AAAAAAAAAAAAAA A A AA A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAAA A A
Pin Description (continued)
U2786B
4 (17) Pin 19 18 17 16 15 14 13 12 11 GF_DATA GND_OP GND_CP OP_OUT PU_MIN Symbol VS_CP OP_N OP_P CP 3-wire bus: Data-hold enable in powerdown mode Operational-amplifier ground
AB-Control
Operational-amplifier output
Operational-amplifier non-inverting input
Operational-amplifier inverting input
Charge-pump output
Charge-pump supply voltage
Charge-pump ground
Modulation output (Gaussian filtered data signal)
Preliminary Information
Function
15 VS
Configuration
VS
VS
14
Rev. A2, 18-Aug-00
12 13 17 11 18 16 18
A A A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A AA A AAAAAAAAAAAAA AAAAAAAAAAAA AAAAA A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A AA A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAA AAAAAA A AAAAAAAAAAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A AAAAAA A A AAAAAAAAAAAAAA AAAAAAAAAAA A A AA AAAAAAAAAAAAAA AAAAAAAAAA AAAAAA A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAAA A A AAAAAAAAAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAA A AAAAAAAAAAAAA AAAAAAAAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAA A AAAAAAAAAAAAAA A A AA A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAA A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A A A A A AA AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA A A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAA A AAAAAAAAAAAAAA A A AA A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAA A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A A AAAAAAAAAAAAAA A A AA AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAAA A A
Pin Description (continued)
Pin 26 25 24 23 22 21 20 GND_RF_IN VCO_BIAS GND_D Symbol RF_IN DAC OLE n.c. Open-loop enable input Digital ground DAC for VCO pretune RF input from VCO to doubler and PLL RF input ground VCO bias voltage output Not connected Function
23 26 1.5k 10k 5k (10k) 1k VS
Rev. A2, 18-Aug-00 Configuration
VS VS 5k (10k) VS 1.5k 21 24 Ref 22
Preliminary Information
U2786B
5 (17)
U2786B
Pin Description (continued)
AAAAAAAAAAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAA A AAAAAAAAAAAAAA A A AA A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAA A AAAAAAAAAAAAAA A A AA A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAAA A A AAAAAAAAAAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAA A AAAAAAAAAAAAAA A A AA A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA A A A AAAAAAAAAAAAAA AAAAAAAAAAA AAAAAA AAAAAAAAAAAA AAAAAA A A
27 PU Power-up input (active high)
20k 10k 140k 10k 10k 25k 25k 27
Pin
Symbol
Function
Configuration
28
TX_DATA
Digital TX data input to Gaussian filter and modulation compensation circuit
VS
28
Ref
5k (10k)
5k (10k)
Functional Blocks
CP FD OP MCC PD VCO
Charge pump Frequency doubler Amplifier for loop filter Modulation-compensation circuit Phase detector Voltage-controlled oscillator
DAC GF LF PC RC
DA converter for pretuning of VCO Gaussian filter for transmit data Loop filter Programmable counter = MC (main counter) + SC (swallow counter) Reference counter
Absolute Maximum Ratings
All voltages refer to GND (Pins 7, 12, 18, 22 and 25). Parameter Supply voltage Logic input voltage Junction temperature Storage temperature Pins 10 and 13 Pins 1, 2, 3, 6, 26, 27 and 28 Symbol VS VIN Tjmax Tstor -40 - 0.3 Min. Max. 5.0 5.0 150 150 Unit V V _C _C
Thermal Resistance
Parameter Junction ambient Symbol RthJA Value 130 Unit K/W
6 (17)
Rev. A2, 18-Aug-00
Preliminary Information
U2786B
Operating Range
Parameter Supply voltage Ambient temperature Pins 10 and 13 Symbol VS Tamb Min. 2.7 -25 Typ. 3.0 +25 Max. 4.7 +85 Unit V _C
Electrical Characteristics
Test conditions (unless otherwise specified): VS = 3 V, Tamb = 25_C Parameter Power supply Standby current y RX (OLE = `1') TX (OLE = `0') TX, MCC on TX, MCC, GF on TX, MCC, GF, OP on TX, MCC, GF, OP, FD on Supply current CP VVS_CP = 3 V, PLL in lock condition Pin 14 PRF_IN= -10 dBm Zload = 50 (differential) Pins 8 and 9 2nd + 3rd; PRF_IN= -10 dBm Pins 8 and 9 PRF_IN= -10 dBm Pins 8 and 9 Pin 23 fRF_IN = 800 to 1000 MHz AC-coupled sinewave, Pin 23 Test Conditions / Pins Pin 10 VPU = low level = `0' IS,OFF IS IS IS IS IS IS ICP 1 6 11.5 13.2 12.8 15 25.8 1 10 A mA mA mA mA mA mA A Symbol Min. Typ. Max. Unit
Frequency doubler fRF_IN = 900 MHz (Pin 23) Pins 8 and 9 (differential) Output power PFD_OUT - 10 -5 -3 dBm
Harmonic suppression Subharmonic suppression PLL Input frequency Input voltage Scaling factor prescaler Scaling factor main counter Scaling factor swallow counter External reference input frequency External reference input voltage Scaling factor reference counter
HS SHS
- 20 - 20
dBc dBc
fRF_IN VRF_IN SPSC SMC SSC
800 20 32/33
1000 200
MHz mVRMS
31/32/33/34 0 5 50 12/16/24/32 31 28 250 MHz mVRMS
AC-coupled sinewave Pin4 AC-coupled sinewave Pin4 Pin4
fREF_CLK VREF_CLK SRC
Rev. A2, 18-Aug-00
7 (17)
Preliminary Information
U2786B
Electrical Characteristics (continued)
Test conditions (unless otherwise specified): VS = 3 V, Tamb = 25_C Parameter Output current Test Conditions / Pins Pin 14 ICP_1 ICP_5 CPCS IL Pin 17 Rload = 1 k, Cload = 15 pF Pin 17 Pins 15 and 16 Pin 17 Pin 17 Pins 15 and 16 PGBW Voffs g Vout Vin 0.3 0.3 60 100 10 80 1 70 VS - 0.3 VS - 0.3 1 5 130 mA mA % pA MHz degree mV dB V V VI_CP_SW = `0' VCP =VVS_CP / 2 VI_CP_SW = `1' VCP = VVS_CP / 2 Current scaling factor Leakage current Operational amplifier Power-gain bandwidth Excess phase Input offset voltage Open-loop gain Output voltage range Common-mode input voltage See bus protocol D0...D2 ICP = CPCS x ICP_TYP Symbol Min. Typ. Max. Unit Charge pump active when RX, TX
Modulation-compensation circuit @ max. DSV 64, MCC only for fREF_CLK = 13.824MHz or 27.648 MHz Oversampling Integration counter Current scaling factor Tx data filter clock See bus protocol E3...E5 fREF_CLK = 13.824 MHz, TX, 12 taps in filter fREF_CLK = 27.648 MHz, TX, 12 taps in filter Maximum output current Current scaling factor Polarity see bus protocol D13 Pin 11 See bus protocol D6...D8 IGF_DATA = GFCS x IGF_TYP Pin 11 Pin 21 VVCO Standby, PU = `0' Temperature coefficient VVCO TC 1.5 0 - 3.3 10 V mV mV/K fREF_CLK= 13.824 MHz or 27.648 MHz OVS MAC MCCS fTXFCLK fTXFCLK |IGF_DATA| GFCS 60 - 511 60 6.912 6.912 8.5 130 6 511 130 % MHz MHz A %
Gaussian transmit filter (Gaussian shape BxT = 0.5) fREF_CLK has to be chosen !
VCO biasing Bias voltage g
8 (17)
Rev. A2, 18-Aug-00
Preliminary Information
U2786B
Electrical Characteristics (continued)
Test conditions (unless otherwise specified): VS = 3 V, Tamb = 25_C Parameter DAC low level DAC step level DAC high level Output impedance Lock-detect output Lock-detect output, test-mode output Leakage current Saturation voltage 3-wire bus Clock High input level Low input level High input current Low input current Standby control Power up High input level Low input level DATA hold enable High input level Low input level Power up High input current Standby High input current Standby Low input current Settling time: VS = 0 active operation Settling time: standby active operation Settling time: active operation standby PU = `1' PU = `0' PU_MIN = `1' PU_MIN = `0' PU = `1' VPU = 3 V VPU = 4.5 V PU = `0', PU_MIN = `1' VPU_MIN = 3 V Pin 27 Pin 27 Pin 19 Pin 19 VPU VPU,OFF VPU_MIN VPU_MIN IPU Pin 27 100 220 125 300 2.0 0.7 150 420 2.0 0.7 V V V V A A =`1' =`0' =`1' =`0' Pin 1 fclock ViH ViL IiH IiL -5 -5 1.5 0.5 5 5 1.152 MHz V V A A Logic input levels (CLOCK, DATA, ENABLE, I_CP_SW, OLE, GF_DATA) Pins 1, 2, 3, 6, 26 and 28 locked = `1', unlocked = `0' test modes see bus protocol E0....E2 Pin 5 VOH = 4.5 V IOL = 0.5 mA Pin5 Pin 5 LD Test Conditions / Pins Iload = 1 A Nonlinear (see D3...D5) Iload = 1 A Symbol VDAC_min VDAC_step VDAC_max RDAC_out 2.25 10 Min. Typ. 0.3 Max. Unit V V V k DAC for VCO PRETUNE 3-bit programming, see BUS protocol D3....D5 Pin 24
IL VSL
5 0.4
A V
Pin 19
IPU_MIN,ON IPU,OFF IPU_MIN,OFF tsoa tssa tsas
21 0.1 1 < 10 < 10 <2
A A A s s s
PU = `0' , PU_MIN = `0' Pin 27 VPU = 0 V VPU_MIN = 0.5 V Pin 19 Switched from VS = 0 to VS = 3 V Switched from standby to PU = `1' Switched from PU = `1' to standby
Rev. A2, 18-Aug-00
9 (17)
Preliminary Information
U2786B
PLL Principle
RF_IN Programable counter PC "- Main counter MC "- Swallow counter SC fVCO = fPD (SMC 32 + SSC) fVCO fPD CP VCO Frequency doubler FD fOUT
Phase frequency detector PD
FD_OUT DAC fPD = 864 kHz GF_DATA Modulation compensation MMC Gaussian filter GF
Controlled phase shifting
Reference counter RC REF_CLK 10.368MHz* 13.824MHz 20.736MHz* 27.648MHz** SRC 12 16 24 32
6.912MHz
* MCC and GF not possible **Reference counter not possible
1.152 Mbit/s
PLL reference Frequency REF_CLK Baseband controller
TX_DATA
Figure 3. PLL principle
10 (17)
Rev. A2, 18-Aug-00
Preliminary Information
U2786B
The following table shows the LO frequencies for RX and TX for the DECT band plus additional channels for an optional DECT band extension. Intermediate frequencies of 110.592 and 112.32 MHz are supported.
Table 1 LO frequencies Mode TX fIF/MHz Channel C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 fANT/MHz 1897,344 1895,616 1893,888 1892,16 1890,432 1888,704 1886,976 1885,248 1883,52 1881,792 1897,344 1895,616 1893,888 1892,16 1890,432 1888,704 1886,976 1885,248 1883,52 1881,792 1897,344 1895,616 1893,888 1892,16 1890,432 1888,704 1886,976 1885,248 1883,52 1881,792 fLO/MHz 948,672 947,808 946,944 946,08 945,216 944,352 943,488 942,624 941,76 940,896 893,376 892,512 891,648 890,784 889,92 889,056 888,192 887,328 886,464 885,6 892,512 891,648 890,784 889,92 889,056 888,192 887,328 886,464 885,6 884,736 2fLO/MHz 1897,344 1895,616 1893,888 1892,16 1890,432 1888,704 1886,976 1885,248 1883,52 1881,792 1786,752 1785,024 1783,296 1781,568 1779,84 1778,112 1776,384 1774,656 1772,928 1771,2 1785,024 1783,296 1781,568 1779,84 1778,112 1776,384 1774,656 1772,928 1771,2 1769,472 SMC 34 34 34 34 34 34 34 34 34 34 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 SSC 10 9 8 7 6 5 4 3 2 1 10 9 8 7 6 5 4 3 2 1 9 8 7 6 5 4 3 2 1 0
RX
110,592 ,
112,32 ,
Table 2 Limits
Mode RX
RX
fIF/MHz TX 110,592 112,32 TX 110,592 112,32
fmin
fmax
fANT/MHz 1714,176 1824,768 1826,496 1933,632 2044,224 2045,952
fLO/MHz 857,088 857,088 857,088 966,816 966,816 966,816
2fLO/MHz 1714,176 1714,176 1714,176 1933,632 1933,632 1933,632
SMC 31 31 31 34 34 34
SSC 0 0 0 31 31 31
Rev. A2, 18-Aug-00
11 (17)
Preliminary Information
U2786B
Formula fANT C1 - fANT C2 = 1,728MHz for TX fLO = fANT / 2 for RX fLO = (fANT - fIF) / 2 SMC = integer (fLO / 0,864 MHz / 32) SSC = MOD ((fLO / 0,864 MHz) / 32)
Control Signals
Standard Settings I_CP_SW LD OLE DAC PU PU_MIN Input for switching charge-pump current by factor 5 Output, which is active after PLL is locked and testmode output (according to programmed testmode) Enable input for open-loop modulation DAC for VCO band switch Hardware power up / standby of complete PLL / TX - IC Data-hold enable of 3-wire bus in power-down mode 1 1 0 0
Serial Programming Bus
Reference and programmable counters can be programmed by the 3-wire bus (CLOCK, DATA and ENABLE). Beside this information additional control bits as phase detector polarity and scaling of charge-pump currents as well as internal currents for Gaussian lowpass filter and modulation compensation circuit can be transferred. After setting ENABLE signal to low condition, the data status is transferred bit by bit on the rising edge of the CLOCK signal into the shift register, starting with the MSB-bit. After ENABLE returning to high condition the programmed information is loaded into the addressed latches, according to the addressbit condition (last bit). Additional leading bits are ignored and there is no check made how many pulses have arrived during ENABLElow condition. The bus then returns to a low current standby mode until the ENABLE signal changes to low again. During standby of the PLL the information in the registers of the PLL is maintained. In powerdown mode of complete PLL/TX-IC (PU is set to 0) there are two possible states of the 3-wire bus. 3. PU_MIN = 1: the informations in the registers of 3-wire bus are maintained 4. PU_MIN = 0: the informations in the registers of 3-wire bus are lost
MSB
Data bits D22 RC 0 1 0 1 D21 D20 D19 D18 SC 1 1 1 0 D17 D16 D15 D14 MC 0 0 D13 D12 Phase 1 0 D11 D10 GF 1 D9 MCC 1 1 D8 D7 GFCS 0 0 1 D6 D5 D4 DAC 0 0 1 D3 D2 D1 CPCS 0 0 D0
LSB
Address bit A0 1 1
Data bits E7 FD E6 OP 1 1 E5 E4 MCCS 0 0 0 E3 E2 E1 TEST 0 0 E0
Address bit A0 0 0
Standard bit setting:
Word 1
Word 2
1
12 (17)
Rev. A2, 18-Aug-00
Preliminary Information
U2786B
PLL Settings
RC (Reference Counter) D22 0 0 1 1 D21 0 1 0 1 SRC 32 12 16 24 D15 0 0 1 1 MC (Main Counter) D14 0 1 0 1 SMC 31 32 33 34
SC (Swallow Counter) D20 0 0 0 0 1 1 * D19 0 0 0 0 1 1 D18 0 0 0 0 1 1 D17 0 0 1 1 1 1 D16 0 1 0 1 0 1 SSC * 0 1 2 3 ... 30 31
SSC = [D16] x 20 + [D17] x 21 + ... [D20] x 24 SPGD = 32 x SMC + SSC
Phase Settings
Phase of GFDATA D13 0 1 GFDATA Source Sink
Current Saving Power up/down Settings
D10 0 1 GF (Gaussian Filter) OFF (RX) ON (TX)
E7 Phase of MCC Internal Connection D12 0 1 MCC Data Inverted Normal D9 0 Phase of CP (Charge Pump) D11 0 1 fR > fP ISink ISource fR < fP ISource ISink fR = fP High imp High imp E6 0 1 1 0 1
FD (Frequency Doubler) OFF ON
MCC (Modulation Compensation Circuit) OFF (RX or OLE = `1') ON (TX)
OP (OpAmp) OFF ON
Rev. A2, 18-Aug-00
13 (17)
Preliminary Information
U2786B
Current Gain Settings
GFCS (Gaussian Filtered Current Settings) D8 0 0 0 0 1 1 1 1 D7 0 0 1 1 0 0 1 1 D6 0 1 0 1 0 1 0 1 GFCS 60% 70% 80% 90% 100% 110% 120% 130% E5 0 0 0 0 1 1 1 1 MCCS (Modulation Compensation Settings) E4 0 0 1 1 0 0 1 1 E3 0 1 0 1 0 1 0 1 MCCS 60% 70% 80% 90% 100% 110% 120% 130%
Pretune DAC Voltage Settings
CPCS (Charge-Pump Current Settings) D2 0 0 0 0 1 1 1 1 D1 0 0 1 1 0 0 1 1 D0 0 1 0 1 0 1 0 1 CPCS 60% 70% 80% 90% 100% 110% 120% 130% D5 0 0 0 0 1 1 1 1 Pretune DAC Voltage D4 0 0 1 1 0 0 1 1 D3 0 1 0 1 0 1 0 1 DAC / V 0.33 0.43 0.60 0.79 1.02 1.38 1.73 2.24
Test Mode Settings
Test Output Pin (Lock Detect) D11 x 0 1 x x 0 1 x E2 0 0 0 0 1 1 1 1 E1 0 0 1 1 0 0 1 1 E0 0 1 0 1 0 1 0 1 Signal at Lock Detect and PLL Mode Lock detect mode RC out and CP active PC out and CP active (phase changed) MCCTEST (RC out divided by 2048 or 4096) CP tristate only RC out and CP high impedance PC out and CP high impedance GFTEST (RC out divided by 4 or 8) CP Mode Active Active Active Active High impedance High impedance High impedance High impedance
3-Wire Bus Protocol Pulse Diagram
MSB ENABLE DATA CLOCK LSB
Figure 4. Pulse diagram
14 (17)
Rev. A2, 18-Aug-00
Preliminary Information
U2786B
3-Wire Bus Protocol Timing Diagram
DATA CLOCK ENABLE TL TS TC TH TEC TED TT
Figure 5. Timing diagram
Description Set time DATA to CLOCK Hold time DATA to CLOCK CLOCK pulse width Set time ENABLE to CLOCK Hold time ENABLE to CLOCK Hold time ENABLE to DATA Time between two protocols
Symbol TS TH TC TL TEC TED TT
Min. Value 434 0 434 217 0 0 868
Unit ns ns ns ns ns ns ns
Typical Application Circuit
PU_MIN PU_MIN VCO OLE PU TX_DATA PRETUNE RFIN VCO_BIAS n.c. LOOP-FILTER LF
VS/2 OP_OUT OP_P OP_N
U2786B
CP CLOCK DATA ENABLE REF_CLK LD I_CP_SW MOD
VS FD_OUT1 FD_OUT2
VS_CP
14226
Figure 6. Application circuit
Rev. A2, 18-Aug-00
15 (17)
Preliminary Information
U2786B
Package Information
Package SSO28
Dimensions in mm
9.10 9.01 5.7 5.3 4.5 4.3
1.30 0.25 0.65 8.45 28 15 0.15 0.05 6.6 6.3 0.15
technical drawings according to DIN specifications
13018
1
14
16 (17)
Rev. A2, 18-Aug-00
Preliminary Information
U2786B
Ozone Depleting Substances Policy Statement
It is the policy of TEMIC Semiconductor GmbH to 1. Meet all present and future national and international statutory requirements. 2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment. It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs). The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances. TEMIC Semiconductor GmbH has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents. 1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively 2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA 3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively. TEMIC Semiconductor GmbH can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.
5.
We reserve the right to make changes to improve technical design and may do so without further notice. Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use TEMIC Semiconductors products for any unintended or unauthorized application, the buyer shall indemnify TEMIC Semiconductors against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use. Data sheets can also be retrieved from the Internet: http://www.temic-semi.com
TEMIC Semiconductor GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany Telephone: 49 (0)7131 67 2594, Fax number: 49 (0)7131 67 2423
Rev. A2, 18-Aug-00
17 (17)
Preliminary Information

▲Up To Search▲

Price & Availability of U2786BNBSP

	To Download U2786BNBSP Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .